SC20 Is Everywhere We Are

SC20 Virtual Platform
Scalable yet Rigorous Floating-Point Error Analysis
Event Type
Floating Point
Award Finalists
Best Student Paper Finalist
Registration Categories
TimeWednesday, 18 November 202011am - 11:30am EDT
LocationTrack 4
DescriptionAutomated techniques for rigorous floating-point round-off error analysis are a prerequisite to placing important activities in HPC such as precision allocation, verification and code optimization on a formal footing. Yet existing techniques cannot provide tight bounds for expressions beyond a few dozen operators; barely enough for HPC. In this work, we offer an approach embedded in a new tool called SATIRE that scales error analysis by four orders of magnitude compared to today’s best-of-class tools. We explain how three key ideas underlying SATIRE help it attain such scale; path strength reduction, bound optimization and abstraction. SATIRE provides tight bounds and rigorous guarantees on significantly larger expressions with well over a hundred thousand operators, covering important examples including FFT, matrix multiplication and PDE stencils.
Back To Top Button