BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20210402T160544Z
LOCATION:Poster Module
DTSTART;TZID=America/New_York:20201119T083000
DTEND;TZID=America/New_York:20201119T170000
UID:submissions.supercomputing.org_SC20_sess337_rpost145@linklings.com
SUMMARY:Integrating FPGAs in a Heterogeneous and Portable Parallel Program
 ming Model
DESCRIPTION:Posters, Research Posters\n\nIntegrating FPGAs in a Heterogene
 ous and Portable Parallel Programming Model\n\nRodriguez-Canal, Torres, Go
 nzalez-Escribano\n\nThe programmability of FPGAs has been simplified by hi
 gh level synthesis languages (HLS) and techniques, like OpenCL. These redu
 ce the programming effort, but the user has to take care of details relate
 d to command queue management, data transfers and synchronization. The Con
 troller heterogeneous programming model proposes a higher-level approach w
 ith fully portable host codes, and a runtime-managed library of kernel ver
 sions that can be specialized for different device types and families. It 
 is implemented as a compiler-agnostic C99 library. It supports CPU-core se
 ts, GPUs using CUDA or OpenCL and Xeon Phi devices. This work introduces s
 upport for FPGAs in the Controller model. We consider offline compilation,
  transparent synchronous and asynchronous execution modes and new kernel p
 arameters for FPGAs. Experimental results show almost negligible performan
 ce overhead and a high reduction of development effort compared with OpenC
 L.\n\nRegistration Category: Tech Program Reg Pass, Exhibits Reg Pass
END:VEVENT
END:VCALENDAR