BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20210402T160547Z
LOCATION:Track 9
DTSTART;TZID=America/New_York:20201117T100000
DTEND;TZID=America/New_York:20201117T113000
UID:submissions.supercomputing.org_SC20_sess328@linklings.com
SUMMARY:HPC Architectures and Accelerators
DESCRIPTION:Exhibitor Forum\n\nSupercomputer Fugaku and Fujitsu Commercial
  Supercomputers\n\nShimizu\n\nFujitsu supercomputer PRIMEHPC FX1000 and FX
 700 were announced last year and they have been kept strong attentions fro
 m researchers, application developers, and research institutes due to thei
 r high performance, low power consumption and usability.\nThe biggest reas
 on for this is the full compatibili...\n\n---------------------\nIntellige
 nt, Reconfigurable Data Orchestration in FPGA and Embedded FPGA for Machin
 e Learning Applications\n\nFitton, Nijssen, Roge\n\nThere is a proliferati
 on of silicon devices targeting Machine Learning (ML), ranging from fixed 
 function silicon such as ASIC, through CPU, GPU, to reprogrammable FPGAs. 
  In almost every instance, the more prosaic task of organizing and orchest
 rating the data receives relatively less attention, but ...\n\n-----------
 ----------\nIntroduction and Use Cases of SX-Aurora TSUBASA (PCIe Card Typ
 e Vector Computer)\n\nIkuta\n\nSX-Aurora TSUBASA is a PCIe card type vecto
 r supercomputer not only for the rich supercomputer centers, but also for 
 everyone who is interested in it. The presentation will start from the int
 roduction of SX-Aurora TSUBASA including its design concept, architecture,
  and explain how different it is fr...\n\n\nTag: Accelerators, FPGA, and G
 PUs, Architectures\n\nRegistration Category: Exhibits Reg Pass
END:VEVENT
END:VCALENDAR

