BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20210402T160552Z
LOCATION:Track 1
DTSTART;TZID=America/New_York:20201113T100000
DTEND;TZID=America/New_York:20201113T172500
UID:submissions.supercomputing.org_SC20_sess220@linklings.com
SUMMARY:ExaMPI: Workshop on Exascale MPI
DESCRIPTION:Workshop\n\nExaMPI – Break\n\n\n\n---------------------\nExaMP
 I – Introduction: Workshop on Exascale MPI\n\nGrant, Bangalore\n\nThe aim 
 of this workshop is to bring together researchers and developers to presen
 t and discuss innovative algorithms and concepts in the message passing pr
 ogramming model and to create a forum for open and potentially controversi
 al discussions on the future of MPI in the exascale era. Possible work...\
 n\n---------------------\nExaMPI – Closing\n\n\n\n---------------------\nI
 ntegrating Inter-Node Communication with a Resilient Asynchronous Many-Tas
 k Runtime System\n\nPaul, Hayashi, Whitlock, Bak, Teranishi...\n\nAchievin
 g fault tolerance is one of the significant challenges of exascale computi
 ng due to projected increases in soft/transient failures.  While past work
  on software-based resilience techniques typically focused on traditional 
 bulk-synchronous parallel programming models, we believe that Asynchro...\
 n\n---------------------\nImplementing Flexible Threading Support in Open 
 MPI\n\nEvans, Ciesko, Olivier, Pritchard, Iwasaki...\n\nMultithreaded MPI 
 applications are gaining popularity in scientific and high-performance com
 puting. While the combination of programming models is suited to support c
 urrent parallel hardware, it moves threading models and their interaction 
 with MPI into focus. With the advent of new threading librar...\n\n-------
 --------------\nChallenges of GPU-Aware Communication in MPI\n\nHanford, P
 ankajakshan, Leon, Karlin\n\nGPUs are increasingly popular in HPC systems 
 and applications. The communication bottleneck between GPUs, distributed a
 cross HPC nodes within a cluster, has, however, limited achievable scalabi
 lity of GPU-centric applications. Advances in inter-node GPU communication
  such as NVIDIA's GPUDirect have ...\n\n---------------------\nExtending t
 he MPI Stages Model of Fault Tolerance\n\nSchafer, Laguna, Skjellum, Sulta
 na, Mohror\n\nHere, we expand upon our effective, checkpoint-based approac
 h of fault tolerance for MPI: "MPI Stages'', an extension of the Reinit mo
 del of fault-tolerant MPI introduced by some of us and others, notably wit
 hout the use of setjmp/longjmp.  MPI Stages saves internal MPI state in a 
 separate checkpoin...\n\n---------------------\nDesign and Implementation 
 Techniques for an MPI-Oriented AMT Runtime\n\nLifflander, Miller, Slatteng
 ren, Morales, Stickney...\n\nWe present the execution model of Virtual Tra
 nsport (VT) a new, asynchronous many-task (AMT) runtime system that provid
 es unprecedented integration and interoperability with MPI. We have develo
 ped VT in conjunction with large production applications to provide a high
 ly incremental, high-value path t...\n\n---------------------\nScalable MP
 I Collectives Using SHARP: Large Scale Performance Evaluation on the TACC 
 Frontera System\n\nRamesh, Kandadi Suresh, Sarkauskas, Bayatpour, Maqbool 
 Hashmi...\n\nMessage-Passing Interface (MPI) is the de-facto standard for 
 designing and executing applications on massively parallel hardware. MPI c
 ollectives provide a convenient abstraction for multiple processes/threads
  to communicate with one another. Mellanox’s HDR InfiniBand switches provi
 de Scalable Hiera...\n\n---------------------\nExaMPI – Keynote: Streaming
  Messages – A Distributed Memory Programming Model for Reconfigurable Hard
 ware\n\nDe Matteis\n\nReconfigurable architectures, such as Field-Programm
 able Gate Arrays (FPGAs), are stepping-in modern data centers and HPC clus
 ters to address the nearing end of technology scaling. Modern HPC FPGAs ar
 e usually shipped with network connections to facilitate their large scale
  adoption in cloud service...\n\n---------------------\nExaMPI – Keynote: 
 Jim Dinan\n\nDinan\n\n\nRegistration Category: Workshop Reg Pass
END:VEVENT
END:VCALENDAR

