BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20210402T160557Z
LOCATION:Track 5
DTSTART;TZID=America/New_York:20201111T100000
DTEND;TZID=America/New_York:20201111T100500
UID:submissions.supercomputing.org_SC20_sess195_wksp115@linklings.com
SUMMARY:MCHPC’20 – Introduction: Workshop on Memory Centric High-Performan
 ce Computing
DESCRIPTION:Workshop\n\nMCHPC’20 – Introduction: Workshop on Memory Centri
 c High-Performance Computing\n\nYan, Brightwell, Gokhale, Sun\n\nThe growi
 ng disparity between CPU speed and memory speed, known as the memory wall 
 problem, has been one of the most critical and long-standing challenges in
  the computing industry. The situation is further complicated by the recen
 t expansion of the memory hierarchy, which is becoming deeper and more div
 ersified with the adoption of new memory technologies and architectures, i
 ncluding 3D-stacked memory, non-volatile random-access memory (NVRAM), mem
 ristor, hybrid software and hardware caches, etc. Computer architecture an
 d hardware system, operating systems, storage and file systems, programmin
 g stack, performance models and tools are being enhanced, augmented or eve
 n redesigned to address the performance, programmability and energy effici
 ency challenges of the increasingly complex and heterogeneous memory syste
 ms for HPC and data-intensive applications.\n\nThe MCHPC workshop aims to 
 bring together computer and computational science researchers, from indust
 ry, government labs and academia, concerned with the challenges of efficie
 ntly using existing and emerging memory systems.\n\nRegistration Category:
  Workshop Reg Pass
END:VEVENT
END:VCALENDAR