BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/New_York
X-LIC-LOCATION:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20210402T160059Z
LOCATION:Track 2
DTSTART;TZID=America/New_York:20201118T140000
DTEND;TZID=America/New_York:20201118T143000
UID:submissions.supercomputing.org_SC20_sess166_pap539@linklings.com
SUMMARY:INEC: Fast and Coherent In-Network Erasure Coding
DESCRIPTION:Paper\n\nINEC: Fast and Coherent In-Network Erasure Coding\n\n
 Shi, Lu\n\nErasure coding (EC) is a promising fault tolerance scheme that 
 has been applied to many well-known distributed storage systems. The capab
 ility of Coherent EC Calculation and Networking on modern SmartNICs has de
 monstrated that EC will be an essential feature of in-network computing. I
 n this paper, we propose a set of coherent in-network EC primitives, named
  INEC. Our analyses based on the proposed α-β performance model 
 demonstrate that INEC primitives can enable different kinds of EC schemes 
 to fully leverage the EC offload capability on modern SmartNICs. We implem
 ent INEC on commodity RDMA NICs and integrate it into five state-of-the-ar
 t EC schemes. Our experiments show that INEC primitives significantly redu
 ce 50th, 95th and 99th percentile latencies, and accelerate the end-to-end
  throughput, write, and degraded read performance of the key-value store c
 o-designed with INEC by up to 99.57%, 47.30% and 49.55%, respectively.\n\n
 Tag: Fault Tolerance, Reliability and Resiliency, Storage\n\nRegistration 
 Category: Tech Program Reg Pass
END:VEVENT
END:VCALENDAR